Search Notes



Application/Control No.

Applicant(s)/Patent Under Reexamination

10092906

CHEN ET AL.

Examiner

Coughlan, Peter

Art Unit 2129

Notes	Date	Examiner
neural networks, freuency, cpu, clock speed, Chen, Tseng	07/12/2006	pdc
Chen, Tseng, neural network, clock speed/rate frequency, vector, radial, cpu,	09/02/2005	pdc
adial neural network, cpu, clock speed, rate, frequency, vector, change, execution control unit, varible frequency, register,	07/12/2006	pdc
changing clock speed, clock multiplier factor, neural, previous, first clock, finite, ide, dma, pci, gaussian, multiquadric, m basis functions.	09/29/2005	pdc
adial, agp, pci, gaussian, multiquadric	10/05/2005	pdc
dummy, skills, first, frequency, external, based, neural network, makagon, monza, clock speed, frequency, changing, multiplier, training, intelligent, ide, dma, apg, pci, itemset,	3/2-3/06	pdc
neural networks, frequency, cpu, speed, rate, changing, altering, modifyng, ide, agp, pci,	07/12/2006	pdc
U.S. Patent and Trademark Office		Part of Paper No.:

Searched



Class

701

Application/Control No.

Applicant(s)/Patent Under Reexamination

Examiner

10092906

CHEN ET AL.

Examiner

Coughlan, Peter

SubClass

110

Art Unit 2129

pdc

Date

07/12/2006

U.S. Patent and To	rademark Office		Part of Paper No.:	
706	45	07/12/2006	pdc	
706	15	07/12/2006	pdc	
706	1	07/12/2006	pdc .	
700	90	07/12/2006	pdc	
700	1	07/12/2006	pdc	
375	354	07/12/2006	pdc	
713	322	07/12/2006	pdc	
704	256	07/12/2006	pdc	
713	501	07/12/2006	pdc	

Interference Searched



Application/Control No.

Applicant(s)/Patent Under Reexamination

10092906

CHEN ET AL.

Examiner

Coughlan, Peter

Art Unit 2129

Class		SubClass	Date		Examiner
706	19		07/17/2006	pdc	
706	23		07/17/2006	pdc	
706	39		07/17/2006	pdc	

U.S. Patent and Trademark Office

Part of Paper No.: